Abstract-A CMOS class-AB variable-gain voltage feedback current operational amplifier (VFCOA) is presented. The implementation is based on class-AB second-generation current conveyors and exploits an electronically tunable transistorized feedback network. The circuit combines high linearity, low power consumption, and variable-gain range from 0 to 24 dB with nearly constant bandwidth, tunable from 1 to 3 MHz. A prototype has been fabricated in 0.5-μm technology and occupies a total area of 0.127 mm 2 . The VFCOA operates using a 3.3-V supply with static power consumption of 280.5 μW. Measurements for maximum gain configuration show a dynamic range (1% THD at 300 kHz) of 87.5 dB and a THD lower than −40 dB for an output current 23 times the bias current.
I. INTRODUCTION
T HE MOST popular analog building block is the voltage operational amplifier (VOA). Because of the wide variety of achievable transfer functions, it is used to implement highcomplexity circuits such as filters, amplifiers, A/D and D/A converters, and V-I/I-V converters [1] - [3] . When designing wideband circuits, the main VOA limitation is its constant gain-bandwidth product. On the other hand, the current feedback VOA (CFVOA) has constant bandwidth independent of the gain [4] - [7] .
Since some sensors and transducers provide an output signal in current form, it is desirable in these cases to process the signal directly in the current mode (CM) domain. Highperformance implementations of the CM equivalents of the VOA and CFVOA [named current operational amplifier (COA) [8] , [9] and voltage feedback current operational amplifier (VFCOA) [10] - [12] , respectively] are therefore required. Note that since COAs are the CM counterpart of VOAs, they are still bounded to the constant gain-bandwidth product. Instead, the VFCOA combines the constant bandwidth property with the possibility of using nonlinear resistors in the feedback loop without penalty in the overall circuit linearity [13] , thus becoming a very interesting option for designing wideband circuits.
In this brief, a novel low-power class-AB VFCOA with a transistorized feedback network is presented. Section II introduces its basic operation. The proposed implementation is shown in Section III, followed by the experimental results in Section IV. The conclusion is drawn in Section V.
II. VFCOA

A. General Considerations
The VFCOA can be modeled as a single-ended input differential-output current-controlled current source, in which the input and positive output terminal are low-impedance nodes and the negative output terminal is a high-impedance node. Fig. 1 shows the VFCOA's symbol and the equivalent circuit with the feedback configuration used to achieve accurate current gain. The main properties of this amplifier will be outlined below.
The VFCOA can be represented with the block diagram in Fig. 1(b) made up of a transimpedance amplifier and a current follower. The transimpedance amplifier converts the input current into a voltage, i.e., Z T (s)I in . The current follower senses the current driven by the transimpedance amplifier and mirrors it to the negative output terminal.
According to the Rosenstark formulation [14] , the exact closed-loop current gain, i.e., G F , is related to the return ratio T , the asymptotic gain G ∞ , and the direct transmission gain G o , as All of these quantities must be calculated with respect to one controlled source within the feedback amplifier (in this case, the current-controlled voltage source). The asymptotic gain, i.e., G ∞ , is given by
where R 1 and R 2 are the feedback network resistors. The return ratio T results to be
The forward gain G o is lower than 1 and, when divided by
and the closed-loop bandwidth ω CL expressed as a function of the open-loop bandwidth, i.e., ω OL , is
Comparing (2) and (5), we see that while the asymptotic gain depends on both feedback network elements (R 1 and R 2 ), the closed-loop bandwidth only depends on R 2 . Therefore, this system behaves similarly to a CFVOA with constant closed-loop bandwidth provided that different gains are set by changing R 1 alone.
Finally, it is worth mentioning that another advantage of VFCOAs is the possibility of using nonlinear resistors in the feedback loop without worsening the linearity of the system [13] . This is possible because the virtual ground at the input enforces equal voltage drops across both resistors, allowing cancelation of nonlinear terms.
B. Feedback Resistors Design
If feedback resistors R 1 and R 2 are simultaneously changed in such a way that their ratio R 2 /R 1 remains constant, the asymptotic gain (i.e., the ideal gain) in (2) remains constant, but the return ratio in (3) goes through a maximum. This maximum occurs for two optimum values of R 1 and R 2 so that
Thus, evaluating R 2 from (2) and substituting into (6), we get
This means that for any G ∞ , there is a different optimum setting of R 1 (and R 2 ). It is hence apparent that there is no possibility to set a constant R 2 for different G ∞ values while maximizing the return ratio. Moreover, the resulting value of R 1,opt is not practical because it is, in general, too small (for instance, if r i = r
The use of nonoptimum resistances determines a return ratio reduction with respect to the maximum return ratio, i.e., T MAX (s). Thus
given by
Relationship (9) is plotted in Fig. 2 , where the reduction is expressed in decibels versus R 2 /r i , for four different asymptotic gains (r i = r + o is assumed for simplicity). As expected, the return ratio reduction, from its minimum value, increases with R 2 /r i and is greater for lower closed-loop gains. A tradeoff must hence be met to avoid excessive loop gain reduction while obtaining a nearly constant closed-loop bandwidth. In Fig. 2 it is seen that an acceptable maximum loop gain reduction of less than 15 dB is obtained by choosing R 2 /r i = 20 (for instance, if r i = 50 Ω, R 2 = 1 kΩ can be set). Fig. 3 shows the block diagram of a VFCOA designed using the most versatile CM circuit: the second-generation current conveyor (CCII±) [15] - [17] , which is a three-port network whose mathematical relationship between the X,Y, and Z terminals is represented by ⎛
III. DESIGNED CIRCUIT
A. Block Diagram
where I Z = +I X and I Z = −I X represent the CCII+ and CCII−, respectively. (Note that positive currents are considered those "entering" into the node.) The transimpedance amplifier is implemented by CCII 1 + and resistor R T . Terminal Y 1 is connected to a proper dc voltage for biasing purposes (ground if a dual supply voltage is used), which is replicated at the virtual ground terminal X 1 . The current entering terminal X 1 is mirrored to terminal Z 1 . As Z 1 is connected to the compensation capacitor C c and node Y 2 has very high impedance (ideally infinite, usually that of a MOS gate terminal), the Z 1 output current is driven to the parallel equivalent of the output impedance of Z 1 , R T , and C C . Considering dominant pole behavior in CCII 1 +, the voltage at node Z 1 is
Subsequently, the voltage follower inside CCII 2 ± copies V Z1 (s) from Y 2 to X 2 . The cutoff frequency of this voltage follower sets the feedback-loop second pole, which should be much higher than the dominant pole to have enough phase margin and keep the loop stable. For this reason, CCII 2 ±'s voltage follower bandwidth becomes an important design parameter. The only way to achieve high current driving capability while maintaining low power consumption is by using a class-AB topology [18] , [19] . Fig. 4 shows the class-AB CCII+ implementation. It was presented as a current mirror in [20] ; however, it will be shown that it can also be used as a CCII+. The circuit combines very low input impedance at node X, very high output impedance at node Z, ideally infinite input impedance at node Y, low power consumption, and high linearity and current capability. The structure is based on the typical wide-swing cascode nMOS current mirror, which was chosen since it increases both linearity and output resistance. Although there are output stages capable of achieving higher output resistance and linearity [8] , [21] , [22] , they are less power efficient. The class-AB operation is achieved by transforming the pMOS static bias current circuit M P1−2 into a quasi-floating gate dynamic bias current mirror [20] . The dc voltage at the gates of M P1−3 is equal because there is no dc current going through capacitor C bat ; therefore, the dc voltage drop across R large is zero. Thus, in dc, C bat and R large have no effect and M P1−2 acts as a conventional current source of value I B . In this way, the static currents are accurately set and can be made very low. Under dynamic operation, the voltage swing at M N1−2 's gate is transferred to M P1−2 's gate through the high-pass filter formed by C bat and R large . Using the R large implementation shown in the inset in Fig. 4 (pMOS transistor in the cutoff region), extremely high resistance values can be achieved, obtaining a cutoff frequency below 1 Hz. Thus, in practice, C bat acts as a floating battery in ac, transferring any ac signal. This can lead to currents in M P2 that are much larger than I B , achieving class-AB operation. For more information about this technique, the reader is referred to [20] .
B. Implementation
The error amplifier in the input loop, i.e., A, is used to create a virtual ground at input X with dc input voltage accurately set by the dc voltage at node Y. Input resistance at node X and output resistance at node Z are given by
With suitable dimensioning and biasing, values around 50 Ω and 10 MΩ for r inX and r outZ , respectively, are easy to achieve. Fig. 4 also shows how Miller compensation is employed to stabilize the loop. Fig. 5 shows the error amplifier used in CCII 1 . The wellknown differential pair with active load has been chosen for its simplicity and low current requirements. It provides a gain A equal to g P 5 (r dsP 4 //r dsN 3 ). A similar solution is adopted for the implementation of CCII 2 .
C. Feedback Network
As previously mentioned, it is possible to use nonlinear elements in the feedback network without degrading the circuit linearity [13] . Fig. 6 shows the feedback network used in this work. Transistors M SW are used as switches, whereas transistors M PR1−2 are used as active resistors.
2 If M PR1−2 are matched and biased by V R , their equivalent resistance R(V R ) is equal. Therefore, R 2 = R(V R ) and R 1 = R(V R )/n, where n (n ⊂ 0 : N ) is the number of M PR1 active transistors. If we substitute these relationships into (2) and (5), the gain and closed-loop bandwidth of the VFCOA are given by
From (14) and (15) we see that the closed-loop gain solely depends on the number of active transistors, whereas the closedloop bandwidth depends on the tuning voltage V R . Therefore, the possibility of having constant, but tunable, closed-loop bandwidth is achieved.
IV. MEASUREMENT RESULTS
The proposed VFCOA has been fabricated in a 0.5-μm CMOS technology. C bat , C C , and C MC were implemented as poly-poly capacitors with nominal values of 1, 18, and 1.5 pF, respectively. Resistors R large (M PR ) were implemented with minimum-size pMOS transistors (1.5/0.6 μm) and R MC has a nominal value of 2.5 kΩ. The rest of the transistor's dimensions W/L (in μm/μm) were as follows: 100/0.
, 50/0.6 (M SW ), and 13.5/1 (M PR1 , M PR2 ).
Bias currents I B and I BA have been implemented as wideswing cascode current sources with nominal values of 10 and 5 μA, respectively. The supply voltage was 3.3 V, achieving a total static power consumption of 280.5 μW. The total silicon area occupied by the whole circuit was 0.127 mm 2 , where the VFCOA and feedback network areas were 296 × 380 μm 2 and 285 × 50 μm 2 , respectively. In Fig. 7 , the VFCOA die microphotograph is shown.
Preliminary simulations showed a loop gain of 76 dB and a gain-bandwidth product of 5.6 MHz with a phase margin of 60
• . Input resistance was 53 Ω and resistance R 2 was set nominally to 3500 Ω. Measurement results also show that the bandwidth can be tuned between 1 and 3 MHz using V R . If lower/higher bandwidth values are needed, they can be easily achieved at the design stage by proper M PR dimensioning. by the fact that output total harmonic distortion is less than −40 dB for output current amplitudes up to 5I B for minimum gain and 23I B in maximum gain configuration. Fig. 11 shows the step response of the VFCOA for maximum and minimum gain. Finally, Table I reports a comparison of the circuit performance parameters with those of the other two existing fabricated designs reported. Note that due to the class-AB operation, this proposal achieves similar settling performance with less power consumption. Table II shows additional measurement results.
V. CONCLUSION
A class-AB CMOS VFCOA that combines both variable gain and constant tunable bandwidth has been described in this brief, where the design strategy for the feedback resistors has been also discussed in detail. Measurement results confirm that the VFCOA is a versatile active block that can be used in high-performance low-power-consumption current-mode circuit design. Measurement results show improved performance compared with similar circuits in the literature, as apparently indicated by the figure of merit reported in the last row of Table I. 
